| This Release | Verilog-Perl-3.221 | [Download] [Browse] | 28 Oct 2009 | |||
| Other Releases | ||||||
| Links | [ Discussion Forum ] [ View/Report Bugs (1) ] [ Dependencies ] [ Other Tools ] | |||||
| CPAN Testers | PASS (31) FAIL (7) UNKNOWN (12) [ View Reports ] [ Perl/Platform Version Matrix ] | |||||
| Rating |
(0 Reviews)
[ Rate this distribution ]
| |||||
| License | Perl (Artistic and GPL) | |||||
| Special Files |
|
|||||
| Verilog::EditFiles | Split Verilog modules into separate files. | 3.221 | |
| Verilog::Getopt | Get Verilog command line options | 3.221 | |
| Verilog::Language | Verilog language utilities | 3.221 | |
| Verilog::Netlist | Verilog Netlist | 3.221 | |
| Verilog::Netlist::Cell | Instantiated cell within a Verilog Netlist | 3.221 | |
| Verilog::Netlist::ContAssign | ContAssign assignment | 3.221 | |
| Verilog::Netlist::File | File containing Verilog code | 3.221 | |
| Verilog::Netlist::Interface | Interface within a Verilog Netlist | 3.221 | |
| Verilog::Netlist::Logger | Error collection and reporting | 3.035 | |
| Verilog::Netlist::Module | Module within a Verilog Netlist | 3.221 | |
| Verilog::Netlist::Net | Net for a Verilog Module | 3.221 | |
| Verilog::Netlist::Pin | Pin on a Verilog Cell | 3.221 | |
| Verilog::Netlist::Port | Port for a Verilog Module | 3.221 | |
| Verilog::Netlist::Subclass | Common routines for all classes | 3.221 | |
| Verilog::Parser | Parse Verilog language files | 3.221 | |
| Verilog::Preproc | Preprocess Verilog files | 3.221 | |
| Verilog::SigParser | Signal Parsing for Verilog language files | 3.221 | |
| Verilog::Std | SystemVerilog Built-in std Package Definition | 3.221 |
| Verilog-Perl | Overview of Verilog language packages for Perl |
| bisonpre | Bison wrapper with pre and post processing |
| callbackgen | Create callback functions for Verilog-Perl internals |
| vhier | Return all files in a verilog hierarchy using Verilog::Netlist |
| vpassert | Preprocess Verilog code assertions |
| vppreproc | Preprocess Verilog code using verilog-perl |
| vrename | change signal names across many Verilog files |
